# Secure Autonomous CPS Through Verifiable Information Flow Control


Jed LiuJoe Corbett-DaviesAndrew FerraiuoloAlexander IvanovMulong LuoG. Edward SuhAndrew C. MyersMark Campbell





4<sup>th</sup> ACM Workshop on Cyber-Physical Systems Security and Privacy 19 October 2018















## A new approach


- General architecture for secure CPS
- Co-develop hardware, software, control algorithms
- Security designed into all levels of system
- Leverage information-flow control
- Security-typed languages for software & hardware













Assumption: vehicle is a single monolithic hardware device

- Simplifies model
- Security more difficult
- Hardware isolation fails in practice
  - Jeep attack [MV'15]



# Adversary model



# Adversary model

#### Security goal Defend safety-critical software Sensors from remote adversary GPS, Radar, Lidar, vision, **Adversary** etc. Safety-critical Can manipulate some Environment software sensors & network inputs Untrusted software N<sub>etwork</sub> maps, traffic, music, etc. Internet Vehicle hardware

# Adversary model

#### Security goal Defend safety-critical software Sensors from remote adversary GPS, Radar, Lidar, vision, **Adversary** etc. Safety-critical Environment • Can manipulate some software sensors & network inputs • Controls all untrusted Untrusted software software N<sub>etwork</sub> maps, traffic, music, etc. Internet

Vehicle hardware

• Manipulate sensors & network inputs

Control untrusted software



• Manipulate sensors & network inputs

Attacks on control algorithms & implementation

Control untrusted software

Attacks on underlying OS & hardware

- Manipulate sensors & network inputs
  - Provide bad maps, spoof sensors, tamper w/ env.

Control untrusted software

- Manipulate sensors & network inputs
  - Provide bad maps, spoof sensors, tamper w/ env.
  - Exploit vulnerabilities in software implementation
    - memory safety bugs, inappropriate use of unverified inputs
- Control untrusted software


- Manipulate sensors & network inputs
  - Provide bad maps, spoof sensors, tamper w/ env.
  - Exploit vulnerabilities in software implementation
    - memory safety bugs, inappropriate use of unverified inputs
- Control untrusted software
  - Exploit OS bugs to break software isolation
  - Exploit hardware:
    - Bugs that break software isolation
    - Hardware-level *timing interference* slows down safety-critical software


Order of magnitude difference! [MM'07]

Security integrated into full system stack
 – Policies at language level, pushed into hardware

Security integrated into full system stack
 – Policies at language level, pushed into hardware


Security-typed languages to design hardware & software







- Manipulate sensors & network inputs
  - Provide bad maps, spoof sensors, tamper w/ env.
  - Exploit vulnerabilities in software implementation
    - memory safety bugs, inappropriate use of unverified inputs
- Control untrusted software
  - Exploit OS bugs to break software isolation
  - Exploit hardware:
    - Bugs that break software isolation
    - Hardware-level *timing interference* slows down safety-critical software

- Manipulate sensors & network inputs
  - Provide bad maps, spoof sensors, tamper w/ env.
  - Exploit vulnerabilities in software implementation
    - memory safety bugs, inappropriate use of unverified inputs
- Control untrusted software
  - Exploit OS bugs to break software isolation
  - Exploit hardware:
    - Bugs that break software isolation
    - Hardware-level *timing interference* slows down safety-critical software







- Java-based
  - Memory safety




- Java-based
  - Memory safety
- Enforces information-flow security
  - Labels part of types





- Java-based
  - Memory safety
- Enforces information-flow security
  - Labels part of types






- Java-based
  - Memory safety
- Enforces information-flow security
  - Labels part of types







- Java-based
  - Memory safety
- Enforces information-flow security
  - Labels part of types




 Downgrading endorse



- Manipulate sensors & network inputs
  - Provide bad maps, spoof sensors, tamper w/ env.
  - Exploit vulnerabilities in software implementation
    - memory safety bugs, inappropriate use of unverified inputs
- Control untrusted software
  - Exploit OS bugs to break software isolation
  - Exploit hardware:
    - Bugs that break software isolation
    - Hardware-level *timing interference* slows down safety-critical software




# General architecture for secure autonomous CPS



#### Processor with timing compartments

- Verified w/ ChiselFlow security-typed HDL [CCS'18]
  - timing-sensitive information-flow security


#### **Overview of HW timing isolation**



## Overview of HW timing isolation

- Identify the security domain for each resource request
  - Timing compartment: security domain for timing isolation
- Allocate hardware resources to each timing compartment
  - Spatial partitioning for stateful resources
    - e.g., memory, caches, TLB, BHT, BTB
  - Temporal partitioning for stateless resources
    - e.g., I/O ports, interconnect, memory channels

### Hardware security tags




Information-flow security enforced w/ explicit hardware tags

- Tag for each core, register, memory page, etc.
- Each cache/memory access tagged
- Similar to Jif labels

## Spatial partitioning


- Removes timing interference through stateful elements
  - Caches, buffers, etc.
- Allocate state to each timing compartment
- Flush state to prevent vulnerabilities when allocation changes
   Core
   Core






## **Temporal partitioning**

- Removes timing interference through resource contention
  - e.g., I/O ports, on-chip interconnects, DRAM channels
- Timing compartments take turns accessing the resource
  - Time-division multiplexing



# General architecture for secure autonomous CPS



Processor with timing compartments

- Verified w/ ChiselFlow security-typed HDL [CCS'18]
  - timing-sensitive information-flow security

#### Two prototypes

- 1. Secure processor: HyperFlow [CCS'18]
  - Extends single-core RISC-V Rocket processor
  - Full timing-channel protection
  - Checked w/ security type system in ChiselFlow


### Two prototypes

- 1. Secure processor: HyperFlow [CCS'18]
  - Extends single-core RISC-V Rocket processor
  - Full timing-channel protection
  - Checked w/ security type system in ChiselFlow
- 2. Segway robot software
  - Verifier & planner for lane following


Jif compiler for RISC-V under development



# Software prototype



# Map data



Map verifier & A\*-based planner—630 lines of Jif
 – 1,000 lines of Java code for network communication

}

```
class Map[T,U] where T ⊑ U {
  Grid{U} unverif;
  Grid{T} verif;
}
void verify(map, sensor) {
  if (canVerify(map, sensor))
    map.verif =
    endorse(map.unverif);
  else map.verif = null;
```

}

```
Plan{T} plan(start, goal, map) {
    // If map unverified, use contingency.
    Grid grid = map.verif;
    if (grid == null)
        return contingency(start, goal);
```

```
// Do A*.
return astar(start, goal, grid);
```

Map verifier & A\*-based planner—630 lines of Jif
 – 1,000 lines of Java code for network communication

}

```
class Map[T,U] where T ⊑ U {
  Grid{U} unverif;
  Grid{T} verif;
}
void verify(map, sensor) {
  if (canVerify(map, sensor))
    map.verif =
    endorse(map.unverif);
  else map.verif = null;
}
```

```
Plan{T} plan(start, goal, map) {
    // If map unverified, use contingency.
    Grid grid = map.verif;
    if (grid == null)
        return contingency(start, goal);
```

```
// Do A*.
return astar(start, goal, grid);
```

Map verifier & A\*-based planner—630 lines of Jif
 – 1,000 lines of Java code for network communication

```
class Map[T,U] where T ⊑ U {
  Grid{U} unverif;
  Grid{T} verif;
 }

void verify(map, sensor) {
  if (canVerify(map, sensor))
   map.verif =
   endorse(map.unverif);
 }
}
Plan{T} p
// If r
Grid gr
if (gr:
  return
   f (gr:
   return
   f (gr:
   return
   f (gr:
   f (g
```

```
Plan{T} plan(start, goal, map) {
    // If map unverified, use contingency.
    Grid grid = map.verif;
    if (grid == null)
        return contingency(start, goal);
```

```
// Do A*.
return astar(start, goal, grid);
```

Map verifier & A\*-based planner—630 lines of Jif
 – 1,000 lines of Java code for network communication

}

```
class Map[T,U] where T ⊑ U {
  Grid{U} unverif;
  Grid{T} verif;
}
void verifv(map, sensor) {
  if canVerify(map, sensor)
    map.verif =
    endorse(map.unverif);
  else map.verif = null;
}
```

```
Plan{T} plan(start, goal, map) {
    // If map unverified, use contingency.
    Grid grid = map.verif;
    if (grid == null)
        return contingency(start, goal);
```

```
// Do A*.
return astar(start, goal, grid);
```

Map verifier & A\*-based planner—630 lines of Jif
 – 1,000 lines of Java code for network communication

```
class Map[T,U] where T ⊑ U {
  Grid{U} unverif;
  Grid{T} verif;
}
void verify(map, sensor) {
  if (canVerify(map, sensor))
    map.verif =
    endorse(map.unverif);
  else map.verif = null;
}
```

```
Plan{T} plan(start, goal, map) {
    // If map unverified, use contingency.
    Grid grid = map.verif;
    if (grid == null)
        return contingency(start, goal);
    // Do A*.
    return astar(start, goal, grid);
```


Map verifier & A\*-based planner—630 lines of Jif
 – 1,000 lines of Java code for network communication

```
class Map[T,U] where T = U {
  Grid{U}
  unverif;
  orid{T}
  verif;
}


void verify(map, sensor) {
  if (canVerify(map, sensor))
    map.verif =
    endorse(map.unverif);
  else map.verif = null;
}
```

```
Plan{T} plan(start, goal, map) {
    // If map unverified, use contingency.
    Grid grid = map.verif;
    if (grid == null)
        return contingency(start, goal);
    // Do A*.
    return astar(start, goal, grid);
}
```

### **Evaluation: input validation**



#### Demo



## **Related work**

#### Attack modalities

- Conventional vehicles (Checkoway<sup>+</sup> 2011)
- Iran RQ-170 incident 2014
- Control-algorithm security
  - Signal cross-validation (Pajic<sup>+</sup> 2017)
- Anomaly detection (Tian<sup>+</sup> 2010, Xie<sup>+</sup> 2011)

Formal methods

- Quant. info flow for CPS (Morris<sup>+</sup> 2017)
- ROSCoq
- Timing verification w/ SpaceEx (Ziegenbein<sup>+</sup> 2015)

#### Secure HDL

Caisson (2011), Sapper (2014),
 SecVerilog (2015)

Secure processors

- Tiwari<sup>+</sup> 2011, Ferraiuolo<sup>+</sup> 2017

#### Secure CPS integration


- Veriphy (2018)
- Restart-based security (Abad<sup>+</sup> 2016, Abdi<sup>+</sup> 2017, Arroyo<sup>+</sup> 2017)

Our contribution: a new system architecture

- Verified hardware
- Language-based information flow in software
- Cross-sensor input verification

# Secure Autonomous CPS Through Verifiable Information Flow Control

Jed LiuJoe Corbett-DaviesAndrew FerraiuoloAlexander IvanovMulong LuoG. Edward SuhAndrew C. MyersMark Campbell



Verified processor with timing compartments